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This paper explores the performance of asymmetrical dual-k underlap spacer (ADKUS) SOI FinFET (device-D1) over 
the wide temperature range (200 K-450 K). An attempt has been made to find out the zero temperature coefficient (ZTC) 
biased point to enhance the digital, analog and RF performance at 20 nm channel length. The proposed device will be 
suitable for VLSI circuit’s design, internet of things (IoT) interfacing components and algorithm development for security 
applications of information technology. The potential parameters of device-D1 like intrinsic gain (AV ), output conductance 
(gd ), transconductance (gm ), early voltage (VEA ), off current (Ioff) , on current (Ion), Ion/Ioff ratio, gate to source capacitance 
(Cgs), gate to drain capacitance (Cgd), cut-off frequency (fT), energy (CV2), intrinsic delay (CV/I), energy-delay product 
(EDP), power dissipation (PD), sub-threshold slope (SS), Q-Factor (gm,max/SS), threshold voltage (Vth) and maximum trans-
conductance (gm,max) are subjected to analyze for evaluating the performance of ADKUS SOI FinFET for wide temperature 
environment. The validation of a temperature based performance of ADKUS SOI FinFET gives an opportunity to design the 
numerous analog and digital components of internet security infrastructure at wide temperature environment. These ADKUS 
SOI FinFET based components give new technology to the IoT which has the ability to connect the real world with the 
digital world and enables the people and machines to know the status of thousands of components simultaneously. 
Keywords: ADKUS SOI FinFET, CMOS, Transconductance, Analog/RF performance, Intrinsic gain, Temperature, 
Capacitance 
1 Introduction 
Today requirement of low power and high-
performance devices in the consumer products has 
become the driving force to develop the new 
technology in the semiconductor industries. The 
invention of FinFET greatly enables the development 
of complex integrated circuits for a variety of 
applications due to its 3-D(dimensional) quasi-planar 
geometry1. The developments in semiconductor 
devices are bringing improvements in VLSI circuits 
design, internet infrastructure and algorithms for 
security and privacy applications of information 
technology2. FinFET is one of the most desirable 
multi-gate structure in CMOS technology due to its 
high immunity to short channel effects (SCE’s), 
excellent scalability and very close to MOSFET in 
respect to layout design3. The analog components 
based on FinFET technology used in sensors 
(temperature, motion, pressure, shock, proximity, 
sound, gas, infrared, etc.), amplifiers, signal 
processors, microcontroller and integrated chips give 
better technology to the internet of things (IoT) 
applications4–7. Therefore, world top semiconductor 
leading industries like TSMC and Cadence designed 
the FinFETs at 7 nm technology node for security and 
high-performance computing platforms and others 
companies are further trying to improve the 
performance of FinFET by optimizing the underlap 
spacer region at lower technology nodes8,9. However, 
there is always a tradeoff among SCEs and analog/RF 
performance of FinFET. Further, improvement in 
FinFET structure has been done through SOI layer, 
high-k spacer and source/drain engineering 
techniques10,11. As per demand for variety of 
applications in the semiconductor industries, a lot of 
advanced device structures proposed in literature like 
pi-gate12,13, ohm-gate14, tri-gate, planar double gate 
SOI MOSFETs, Bulk FinFETs, SOI FinFETs and all 
around gate15–19. According to literature, significant 
work already proposed with dual-k and high-k spacers 
to improve the SCEs and analog/RF performances of 
underlap SOI FinFETs 20,21. Similarly, Pal et al.9,22 
demonstrate the asymmetric dual-k spacers and 
symmetrical SOI FinFET structures for a high-
performance application. Goel et al.23,24 also 
—————— 
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elaborated the asymmetrical dual-k spacer SOI FinFET 
structure for low power and digital SRAM 
applications. Beside these, some applications like 
automobiles, military and nuclear sectors require high 
temperature operated integrated circuits (ICs) and other 
like medical diagnostic systems and space applications 
require low temperature based operated equipment. 
Some industries demand both high and low-
temperature sustainable ICs for their application. 
FinFETs are the devices which fulfill the requirement 
of these ICs and chip industries are now trying to 
implement the FinFET circuits in all electronic gadgets 
like computer chips, mobile phones and sensor-based 
high performance security and privacy systems.  
This work demonstrates the effect of dual-k 
underlap spacer at the drain side on the analog/RF 
performance of ADKUS SOI FinFET and 
investigation is done for the ZTC point over the wide 
temperature range. As compared to conventional bulk 
FinFET this architecture enhances the analog and RF 
performance of complex integrated circuits without 
increasing the effective chip area. The ADKUS SOI 
FinFET device with combination of dual- k spacers 
(inner underlap side of gate high-k (HfO2) and outer 
side the low-k (Si3N4)) at the drain side is explored for 
wide temperature range. The performance of ADKUS 
SOI FinFET is analyzed in terms of analog/RF 
performance parameters like Ion, Ioff, Ion/Ioff,  
output conductance (gd), transconductance (gm), 
transconductance generation factor (TGF), sub-
threshold slope (SS), intrinsic gain (AV), early voltage 
(VEA), gate capacitance (Cgg), gate to source 
capacitance (Cgs), gate to drain capacitance (Cgd) and 
cut-off frequency (fT) etc.  
The sensitivity of ADKUS SOI FinFET in the 
temperature range 200 K-400 K towards analog/RF 
design is very crucial and the investigation is done for 
ZTC bias point using 3D simulations process. ZTC 
bias point is an important parameter which describes 
the stability of semiconductor device and shows the 
negligible variation in current-voltage (I-V) 
characteristic with temperature. The previous 
literature works by Mohapatra et al.25 and Sahu  
et al.26 have been done with ZTC bias point for 
MOSFETs stability analysis. In this paper, 
demonstration of ADKUS SOI FinFET for stability 
analysis has been done by ZTC bias point over the 
wide temperature range (200 K- 450 K). As compared 
to MOSFET, SOI FinFET gives better temperature 
performance at sub-20 nm technology node.  
 
2 Structures and Simulation Setup 
 
Schematic diagram of asymmetrical dual-k 
underlap spacer (ADKUS) SOI FinFET structure is 
shown in Fig. 1(a). For this FinFET structure, 20 nm 
channel length is considered for 3D- simulations. 
Source/drain part of ADKUS SOI FinFET structure is 
heavily doped as n-type 201 10  cm-3 and the channel 
region of the FinFET structure is lightly doped as p-
type 151 10 cm-3. Source/drain is heavily doped to 
overcome the effect of mobility degradation which is 
the effect of coulomb charge scattering. Here the total 
effective width of FinFET device  2 Fin FinW H W 
is considered because the total current of the FinFET 
structure at sub-20 nm technology node is the 
effective sum of all current components flowing along 
the sidewalls and the top surfaces of Fin27. Metal gate 
technology is used in ADKUS SOI FinFET structure 
because it eliminates the poly gate depletion effect in 
all semiconductor devices. The length of source /drain 
is fixed to 40 nm with vertically placed source and 
 
 
 
Fig. 1 – (a) Asymmetrical dual-k underlap spacer SOI FinFET (device-D1) and (b) cross-section view of device D. 
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drain contacts, respectively. Device dimensional 
parameters of ADKUS SOI FinFET device used for 
3D simulation in this paper are given in Table 1.   
 
Figure 1(b) shows the cross-section view of 
ADKUS SOI FinFET structure in which dual-k spacer 
is used for underlap region at the drain side. Underlap 
region (Lud) which is a combination of two high-k 
(gate side, Lsp, hk) and low-k (drain side, Lsp, lk) 
materials. At the source side low-k (Si3N4) spacer 
material is used. The high-k spacer is used to increase 
the Ion current of FinFET by optimizing the gate 
induced barrier lowering (GIBL) while the low-k 
spacer is used to optimize the effect of parasitic 
extrinsic capacitances. In conventional FinFETs, the 
high-k spacer at the drain side improves the driving 
current with a significant reduction of off-state 
leakage current. However, these devices suffer by 
increased total effective gate fringing capacitances 
which results in poor device cut-off frequency (fT) and 
circuit level delay28. So dual-k spacer is used to get 
optimum analog and RF performance at lower 
technology node. A substrate with a lightly doped 
concentration of 151 10 cm-3 is used to minimize the 
effect of random dopants fluctuations in ADKUS SOI 
FinFETs for performances analysis29.   
 
The underlap region in SOI FinFET increases the 
distributed channel resistance or degradation in Ion 
current and faces the problem of controlling the 
doping profile. However, these problems are well 
tackled in literature30–32. The asymmetric underlap 
region at drain side for MOSFETs and degradation in 
Ion can be improved further by introducing inner high-
k spacer in underlap region without any significant 
degradation of output fringing capacitance33. 
 
The ADKUS SOI FinFET structure follows the 
standard FinFET process flow34. In ADKUS SOI 
FinFET process flow, prior fabrication of source-drain 
lateral extension region, spacer regions are fabricated. 
Initially, the dual-k spacer region is engineered in the 
FinFET device and fabrication of dual-k region 
follows the two-step process. In first step formation of 
high-k spacer using selective epitaxial growth 
technique at the drain side followed by the second 
step in which low-k offset spacer is formed both at the 
source and drain side35–37. Low-k offset spacer at the 
drain side kept longer to ensure asymmetric underlap 
region during source/drain extension region 
fabrication by tilt ion implantation38–40. 
The 3-D simulations of ADKUS SOI FinFET 
structure are carried out using Sentaurus TCAD 
simulator tool41. Analog/RF performance of device 
D1 is explored at 200 K-450 K temperature range for 
total length24 under drain side of 20 nm. The metal 
gate work function is set to 4.3 eV. The equivalent 
oxide thickness42–44 (t0x) is taken a value of 0.9 nm at 
the supply voltage VDD of 0.7 V and other parameters 
considered according to International Technology 
Roadmap for Semiconductors45 (ITRS-2013). The 
simulation validation of simulator is investigated by 
reported results in the previous literature data44. The 
models considered in this paper are velocity saturation 
model, concentration-dependent and field dependent 
mobility that consider the doping models46. The 
inversion mobility Lombardi CVT47, models of auger 
recombination with Shockley –Read-Hall (SRH)47–49, 
default carrier transport model and quantum 
confinement are also considered for simulation 
process. Junctions with smooth meshing and all 
biasing are done at a wide range of temperatures to 
evaluate the performance of ADKUS SOI FinFET 
structure.  
 
3 Results and Discussion 
In this section, the performance of ADKUS SOI 
FinFET (Device-D1) in terms of energy (CV2), 
intrinsic delay (CV/I), energy-delay product (EDP), 
power dissipation (PD), sub-threshold slope (SS), Q-
Factor (gm,max/SS), threshold voltage (Vth), maximum 
trans-conductance (gmax), on current (Ion), off current 
Table 1 – Dimensional values used for simulation in this paper.  
Parameters Descriptions  Device-D1 
WFin Fin width 10 nm 
Lg Gate channel length 20 nm 
HFin Fin height 26 nm 
tox Oxide thickness 0.9 nm 
BOX Thickness of buried oxide 40 nm 
L Total length of device 120 nm  
Lus =Lsp,hk (HfO2)+Lsp,lk (Si3N4) Spacer length under source side Lsp, hk=0 nm, Lsp, lk=5 nm 
Lud =Lsp,hk (HfO2)+Lsp,lk (Si3N4) Spacer length under drain side Lsp, hk=5 nm, Lsp, lk=15 nm 
Ws/d Source/drain width 40 nm 
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(Ioff), Ion/Ioff ratio and the analog/RF performance 
parameters like intrinsic gain (AV), output 
conductance (gd), transconductance (gm), early voltage 
(VEA), gate to source capacitance (Cgs), gate to drain 
capacitance (Cgd), total gate capacitance (Cgg) and cut 
off frequency (fT) are evaluated for various 
temperature range (200 K to 450 K) for the low and 
high value of drain to source voltages VDS=0.05 V and 
VDS=0.7 V, respectively. The temperature variation in 
the semiconductor device severely affects its 
electrical characteristics parameters like mobility, 
sub-threshold slope, threshold voltage, leakage 
current, power dissipation and intrinsic delay becomes 
the major concern in the scaled technology design. 
Figure 2 shows some device scalability 
performance characteristics of ADKUS SOI FinFET 
like SS, Ion, Ioff, Ion/ Ioff ratio with temperature variation 
at VDS=0.05 V and VDS= 0.7 V. It is noticed from the 
Fig. 2(a) that on increasing the temperature sub-
threshold performance of device degraded due to the 
reduction of Ion current both at a low and high value of 
VDS=0.05 V and VDS=0.7 V, respectively. SS is an 
important parameter which describes the Ioff leakage 
current and related with temperature50 according to as 
follows: 
 
( / ) 60
300
TSS mV decade mV
K
  …(1) 
 
According to Eq. (1), at a low temperature range 
(below 250 K), there is much reduction of SS value 
that directly reflects the off state leakage current of 
the semiconductor device and improvement in Ioff at 
lower temperature range is shown in Fig. 2(c). So, at 
low temperature (below 250 K), there is a noticeable 
improvement in Ion/Ioff ratio due to a significant 
reduction of Ioff current because of the low value of 
sub-threshold slope (SS) as shown in Fig. 2(d). The 
high value of Ion/Ioff and low value of Ioff is desirable 
for low power analog circuit applications.  
The drain current (ID) and transconductance (gm) 
against gate-source voltage (VGS) characteristics for 
various values of temperature range (200 K-450 K) at 
VDS=0.05 V and VDS= 0.7 V for ADKUS SOI FinFET 
are shown in Fig. 3(a) and (b), respectively. The drain 
 
 
 
Fig. 2 – (a) Sub-threshold slope (SS), (b) on current (Ion), (c) off current (Ioff) and (d) Ion/ Ioff ratio versus temperature characteristics for 
ADKUS SOI FinFET at VDS= 0.05 V and VDS= 0.7 V. 
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current as a function of mobility (µ) and threshold 
voltage51 (Vth) is as follows: 
 
( ) ( )[ ( )]D GS thI T T V V T   …(2) 
 
The mobility term and threshold voltage both are 
temperature dependent parameters. The carrier 
mobility follows the relationship as follows: 
 
0 0( ) ( )( )
nT T T T    
 
where n exponent50 varies from 1.6 to 2.4. 
The threshold voltage of SOI devices follows the 
inverse temperature characteristics and decreases with 
the increase of temperature52. On increasing the 
temperature, mobility of charge carrier also decreases 
for ADKUS SOI FinFET due to lattice scattering 
effects. So, ( )T  and [ ( )]GS thV V T terms of drain 
current shown in Eq. (2) will show the inverse nature 
with temperature variation. As increasing the 
temperature, ( )T value decreases which tries to force 
drain current decrease while the value of [ ( )]GS thV V T  
term increases which tries to force drain current 
increases. So on increasing the gate bias point, these 
two effects compensated at a fixed value of gate to 
source voltage (VGS) and effect of temperature 
variation at this point can be neglected for evaluating 
the performance of ADKUS SOI device. This gate 
bias point is known as zero temperature coefficients 
(ZTC) point.  
As we observe from the ID-VGS characteristics 
shown in Fig. 3 that for low and high VDS value below 
the 
DIZTC point, drain current (ID) increases with 
increasing the temperature while above the 
DIZTC
point nature of drain current becomes the opposite. As 
VGS<Vth, current mainly flows by a diffusion process. 
So, below the 
DIZTC point, [ ( )]GS thV V T becomes the 
dominating factor as compared to ( )T  due to more 
degradation of the threshold at a high value of 
temperature. So, drain current increases with the 
increase of temperature value. As VGS>Vth, the 
dominating flow of current is by drift process. So, 
above the 
DI
ZTC point, ( )T decreases with the 
increase of temperature due to more lattice scattering 
effect and becomes the dominating factor for 
evaluating the drain current. So, drain current 
decreases with the increase of temperature value.  
In Fig. 3(b), at VDS= 0.7 V, we extract the two ZTC 
points for drain bias and trans-conductance bias 
DI
ZTC and
mg
ZTC , respectively. Both these ZTC points 
are important figures of merit for analog circuit 
design at various temperature values. The 
DI
ZTC bias 
point gives the information about constant DC current 
while
mg
ZTC bias point is used to achieve stable 
circuit parameters for analog design. Both bias points 
are affected by the process variation. So, ZTC points 
are chosen according to the applications. It is noticed 
from the Fig. 3(b) that the extracted value of 
0.23
mg
ZTC V and 0.33
DI
ZTC V  at VDS=0.7 V. 
So, below 0.23 V the trans-conductance (gm) increases 
due to degradation of Vth on increasing the 
temperature while above 0.23 V the gm decreases due 
to the reduction of channel mobility by lattice 
scattering effects on increasing the temperature.  
The output performance characteristics of ADKUS 
SOI FinFET, drain current (ID) and output 
conductance (gd) versus drain-source voltage (VDS) at 
VGS= 0.35 V and VGS= 0.7 V are shown in Fig. 4 (a 
and b), respectively. From the Fig. 4(a and b), it is 
noticed that above the 
DI
ZTC point, drain current 
decreases on increasing the temperature due to 
discussed ( )T  effect with temperature and opposite 
nature of current generated below the 
DI
ZTC . The low 
 
 
Fig. 3 – ID and gm versus VGS characteristics of ADKUS SOI FinFET with temperature variation at (a) VDS=0.05 V and (b) VDS=0.7 V. 
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value of gd is required to improve the intrinsic gain 
(gm/gd) of ADKUS SOI FinFET device. Further, gd is 
less sensitive to temperature at VGS= 0.35 V compare 
to VGS= 0.7 V near the ZTC point of gd and it can be 
analyzed from Fig. 4. 
 
Figure 5 (a and b) and Fig. 6 (a and b) shows the 
gate to source capacitance (Cgs) and gate to drain 
capacitance (Cgd) versus VGS characteristics for 
ADKUS SOI FinFET at VDS= 0.05 V and VDS=0.7 V, 
respectively. From Fig. 5 (a) and (b), it is noticed that 
at VDS=0.05V, ZTC for Cgs (
gsC
ZTC ) has a value of 
0.195 V without having the ZTC for Cgd ( CgdZTC ). 
The Cgs increases with increasing the temperature 
below 
gsCZTC point whereas opposite nature of Cgs 
occurs above the 
gsCZTC  point. In case of Cgd, it 
increases with gate bias in weak inversion region and 
has more value at high temperature after that it 
decreases in the strong inversion region with gate 
bias. It is noticed from the Fig. 6(a) that ZTCCgs has 
the value of 0.3 V at VDS=0.7 V and follow the same 
nature as at VDS=0.05 V. In case of Cgd, two ZTC 
points generated at VDS= 0.7 V due to dual-k spacer 
region at the drain side for ADKUS SOI FinFET. The 
variation of these two ZTC points is due to fringing 
 
 
Fig. 4 – ID and gd versus VDS characteristics of ADKUS SOI FinFET with temperature variation at (a) VGS=0.35 V and (b) VGS=0.7 V. 
 
 
 
Fig. 5 – Capacitance characteristics of ADKUS SOI FinFET with temperature variation at VDS=0.05 V (a) Cgs - VGS and (b) Cgd - VGS. 
 
 
 
Fig. 6 – Capacitance characteristics of ADKUS SOI FinFET with temperature variation at VDS=0.7 V (a) Cgs - VGS and (b) Cgd - VGS. 
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field modulation of high-k and low-k spacers at the 
drain side. So the optimum value of Cgd can be 
generated for wide temperature range according to 
required DC and analog/RF circuit applications. 
The cut-off frequency 
2 ( )
m
T
gs gd
gf
C C   is an 
important parameter for evaluating the RF 
performance of ADKUS FinFET. The cut-off 
frequency (fT) versus VGS characteristics with 
temperature variation at VDS=0.05 V and VDS=0.7 V 
are shown in Fig. 7 (a) and (b), respectively. It is 
noticed from the Fig.7 that in weak inversion region 
improvement in cut off frequency (fT) occurs on 
increasing the temperature while opposite nature of 
cut off frequency (fT) occurs in strong inversion 
region. At VDS=0.7 V, above the ZTC point of fT, 
improvement in fT occurs due to the steep 
improvement of charge carrier mobility for a low 
value of temperature range. 
 
Table 2 shows the some extracted performance 
parameters for ADKUS SOI FinFET at VDS=0.7 V for 
a wide temperatures range. From the extracted results 
of Table 2, it is noticed that there is improvement in 
intrinsic delay (CV/I), energy-delay product (EDP), 
off state power dissipation (PD = Ioff*VDD), SS value, 
gm,max(S), Ion/Ioff and Q-Factor ( gm,max/SS) for low 
value of temperature. Q-factor and EDP are important 
figures of merit for circuit applications and these 
parameters improved due to the low value of SS and 
intrinsic delay at low temperature. 
Analog/RF performance parameters like gm, gd, 
Av(gm/gd), VEA, Cgg, Cgs, Cgd and fT for ADKUS SOI 
FinFET for wide temperature range (200 K-450 K) 
are also evaluated at VDS=0.7 V and shown in Table 3. 
It is noticed from Table 3 that there is a significant 
improvement in intrinsic gain (Av) and much 
improvement in cut-off frequency (fT) at a lower value 
of temperature. This improvement occurs due to the 
increased value of gm at lower temperature range. 
 
4 Implications for Practice  
Today world economy directly or indirectly 
depends on the semiconductor industries. In early 
days, consumer products like mobile phone, car, 
watch and even refrigerator have more power as 
compare to the early computers. Now, we are moving 
fast towards and more connected world, a world of 
internet of things where our consumer appliances are 
able to communicate each other with the more 
efficient with less cost. This is being possible only 
due to improvement in the basic unit (transistor) of 
chip industries. More numbers of transistors 
integrated into the chip increase the more 
 
 
 
Fig. 7 – Cut-off frequency (fT) versus VGS characteristics with temperature variation at (a) VDS=0.05 V and (b) VDS=0.7 V. 
 
Table 2 – Extracted performance metrics of ADKUS SOI FinFET for various temperatures at VDS=0.7 V. 
Temperature(K) Energy (CV2) 
(Joule) 1710  
Delay 
(CV/I)  
(ps) 
EDP 
(Js) 2810  
PD 
(Ioff*VDD)
(nW) 
SS 
(mV/decade) 
Ion/Ioff Vth gm,ma× 
(S) 410  
Q-factor 
( gm,max/SS) 
310  
200 4.546 2.412 1.097 0.066 44.186 8.62 × 105 0.233 2.29 5.18 
250 4.487 2.470 1.108 1.335 54.758 3.77 × 104 0.215 1.93 3.53 
300 4.458 2.511 1.119 10.33 65.303 4.42 × 103 0.199 1.67 2.56 
350 4.452 2.537 1.129 45.29 76.022 9.26 × 102 0.179 1.47 1.94 
400 4.468 2.556 1.142 136.6 89.967 2.86 × 102 0.159 1.30 1.45 
450 4.502 2.576 1.160 316.3 107.47 1.16 × 102 0.135 1.16 1.08 
JAIN & RAJ: ASYMMETRICAL DUAL-K UNDERLAP SPACER SOI FINFET 
 
 
359
functionality of consumer products like mobile 
phones, tablets, computer peripherals, industrial 
automation equipment, military and security 
applications. More transistors on a single chip can 
be done with smaller size transistor with less power 
consumption and this can be done by FinFET 
transistor technology. Chips can perform more and 
more tasks while becoming smaller at the same 
time, thus enabling their use in countless devices 
that improve our lives in multi-ways. So, with this 
newly innovated technology, more advance 
featured electronics gadgets and industrial 
automated equipment can be implemented at lower 
cost in the industries which indirectly reflect the 
economy of a country.  
 
5 Conclusions 
In this paper, ADKUS SOI FinFET is explored in 
terms of performance parameters like intrinsic 
delay (CV/I), energy-delay product (EDP), off state 
power dissipation (PD = Ioff*VDD), SS value, 
gm,max(S), Ion/Ioff , Q-Factor (gm,max/SS) and 
analog/RF parameters like gm, gd, Av(gm/gd), VEA, 
Cgg, Cgs, Cgd and fT for wide temperature range (200 
K-450 K).The analysis is done on the basis of zero 
temperature coefficient (ZTC) for drain current and 
transconductance bias point for low and high- 
temperature range. Above and below the ZTC point 
ADKUS SOI FinFET has opposite nature. So, it is 
concluded that with the help of ZTC point, ADKUS 
SOI FinFET can be biased for DC, analog and RF 
applications for wide temperature range and effect 
of temperature variation on the device performance 
can be minimized at ZTC bias point. So, effective 
use of FinFET transistor for particular application 
improves the performance of semiconductor 
industry which reflects the economy and business 
of the country. 
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